

)






FIG S (RIOR ART)





182



CARDIAC/SURGICAL DIGITAL X-RAY PANEL

FIG. 8 (PRIOR ART)







RADIOGRAPHY DIGITAL X-RAY PANEL

FIG. 11 (PRIOR ART)

228






MAMOGRAPHY DIGITAL X-RAY PANEL

FIG. 13 (PRIOR ART) THE REAL PROPERTY OF THE PROPE

## \\NTSERVER\WORK\1346\todd-DFN cases\drawing stuff\FIG. 15.doc



CADIATION, GENERATION SYSTEM 238 FIG. 16 336 THAGE F Process Archive Display Library Library Library P01-Archive 幽 ر 1 3085 1304 image detection Ansystem 313 A BA **LLS** ~ ~30g -330 Appropriate DLL Detector Framing T Driver JFN DEUICE AcquisiTibu User API Node 313 329 804<sup>L</sup> 33 Translator Compiler Binary File Script Event Perl software system for real time radioscopic imaging 339 7338 L407 User Interface Simulator High Res. Display Event Excel

w:\1346\todd-dfn cases\drawings\dwg-01 (page 3)

W:\1346\todd-DFN cases\drawings\Universal Data Acquisition and Control Architecture.doc





FIG. 17

) ]



W:/1346/70bb-DFN CASES/DRAWINGS/BUG-01 (PME 2)

		(fm/sec)	(fm/sec) length	Latency	memory offset gbr	offset	gbr
Panel Setup	RealTime	30	n nim ited	< 5 frames	host	none	
Single Frame	Post Process	•	•	Delay ∼.1 sec	=	>	
Single Frame	Post Process			Delay ∼.2 sec	=	>	>
Real Time	RealTime	œ	U n lim ited	< 5 frames	host	none	
Real Time	RealTime	×- ×	Unlim ited	< 5 frames	=	>	
RealTime	Real Time	R .≺	U n lim ited	< 5 frames	:	>	>

 Modality
 Image size
 Frames Stored host memory

 Cardiac
 1024 x 1024
 200

 Rad
 2048 x 2048
 50

 Mammo
 2304 x 2048
 44

F16,20





FIG. 821



W:\1346\todd-DFN cases\drawings\detector control board settings.doc





FIG. 23

\\NTSERVER\WORK\1346\todd-DFN cases\drawings\FPGA ARCHITECTURE.doc









FIG. 25





إيا


W:\1346\todd-DFN cases\drawings\fpga configuration.doc

















## \\NTSERVER\WORK\\1346\todd-DFN cases\drawings\pci interface.doc







\\NTSERVFR\WORK\\1346\todd-DFN cases\drawings\fibre channel transmission protocol.doc



\\NTSERVER\WORK\1346\todd-DFN cases\drawings\rs-485 transceiver channel.doc



**=** 5



## W:\1346\todd-DFN cases\drawings\clock buffer chip.doc







FIG. = \$44



2)





Mapping of 16 MByte PCI Address Space

FIG. 智切

#### W:\1346\todd-DFN cases\diagnostic.doc






FIG. #248




Event Mnemonic	Event (showing size of arguments)	Op Code (hex)	Data (bytes)	Total (bytes)
Endq	Endq	14	0	1
Delay (T)	Delay (0xff ff ff ff)	10 .	4	5
Send (command, value)	Send (0xff ff ff ff, 0xff ff ff)	04	8	9
LoopKN (K, N)	LoopKN (0xff ff, 0xff)	0C	3	4
LoopKF (K, F)	LoopKF (0xff ff, 0xff ff ff)	0D	5	6
Wait (F)	Wait (0xff ff ff)	09	3	4
Flag (F)	Flag (0xff ff ff)	08	3	4


FIG. S



F-

Error Mnemonic	Description of Error	]
FC_TIMEOUT	Timeout expired with no ACK detected	
FC_BAD_ACK	ACK did not match transmitted command	
FC_EXTRA_ACK	Unexpected ACK received	
FC_EXTRA_CMD	New Send event while waiting for ACK from previous Send	
SIG_DETN	No input signal power on Fibre Channel (cable disconnected?)	£673
RXERROR	Fibre Channel receiver detected bad data (defective chipset?)	
WRDSYNCN	Fibre Channel Data link unsynchronized	
CRXS(I)	Bad Received CRC detected (Fiber-optic cable problem?)	
CRXS(3) and CRXS(2)	Bad order in link state machine (defective chipset?)	











FIG. 9 1 1 5 5


Normal Mode



graphe







```
sequence_begin ();

# define qv defaults:
%qv1 =('delay_qv' => 5000);

# call frame with qv's
frame_typel (NULL, \%qv1, 1);

sequence_end ();
```

```
sub frame
{
    $QVf = 'frame';
    $qv = ('delay_qv' => [10000]);
    $qp = ();
    compile_init(@_,\%qp,\%qv,$QVf);
    Delay('delay_qv');
    compile_finit();
}
```

FIG. # 64

FIG. 🗶 65

```
pDFN->DFNChangeQueueVariable

(
    (char *)SymName, // variable name
    (char *)sndBuf, // new value
    BufSize, // num bytes to write
    (ULONG *)&debug // developer info
    );
```

FIG. # 66

```
// load and run the event sequence
pDFN->DFNBeginSequenceNoMappingNoLog
    (snum, "d:\\HF.bin");

//assign data to be passed
sndBuf = 25000;

// change the queue variable
pDFN->DFNChangeQueueVariable
(
    (char *)SymName, // variable name
    (char *)sndBuf, // new value
    (ULONG)sizeof sndBuf, // num bytes to write
    (ULONG *)&debug // developer info
    );
```


```
sub frame_typel
{
    $HFfrm = 'frame_typel';
    $qv = ('delay_qv' => [20000] );
    $qp = ();
    $image_cmd = [0x800000,0x0];
    compile_init(@_,\%qp,\%qv,$HFfrm);
    Send(Simage_cmd);
    Delay('delay_qv');
    LoopKF(2,0xAAFF01);
    compile_finit();
}
```

FIG. 67

FIG. 68


\\NYSERVER\WORK\\1346\todd-DFN cases\drawings\memory management architecture.doc









#### \\NTSERVER\WORK\1346\todd-DFN cases\drawings\Constant Memory Format.doc




Constant Memory Format



W:\1346\todd-DFN cases\drawings\windows environment.doc







W:\1346\todd-DFN cases\drawings\windows environment.doc ...

